International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Contact Us

IJSTR >> Volume 2- Issue 9, September 2013 Edition

International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616

Low Power Optimization Of Full Adder, 4-Bit Adder And 4-Bit BCD Adder

[Full Text]



Y L V Santosh Kumar, U Pradeep Kumar, K H K Raghu Vamsi



Index Terms: Power gating, Sleep transistor, Header switch, Footer switch, Full Adder, 4-Bit Adder, 4-Bit BCD Adder



Abstract: Micro-electronic devices are playing a very prominent role in electronic equipments which are used in daily life. For electronic equipment battery life is important. So, in order to reduce the power consumption we implement a Sleepy technique to the electronic circuits. Sleepy technique is also called as power gating technique. In the power gating structure, a circuit operates in two different modes. In the sleep mode, the sleep transistors are turned OFF to reduce the leakage power. In the active mode, the sleep transistors are turned ON and can be treated as the functional redundant resistances, as circuit is in operation mode the power leakage should not be more than the basic full adder. When a sleepy transistor is placed at VDD, it is called as the "Header switch" and while it is placed near the ground, it is called as "Footer switch". Now in our project we implement this technique to the Full-adder and then it is used in 4-Bit Adder and 4-bit BCD Adder using 90nm scale technology. Without losing the CMOS logic a new full adder is designed by reducing the number of transistors which also leads to the reduction of chip size. In almost all electronic equipment full adder is used. So this project has been done with the aim of reducing the power consumption in the full adder circuit and implementing it in 4-Bit Adder and 4-Bit BCD Adder.



[1] Rabaey J. M., A. Chandrakasan, B. Nikolic, Digital Integrated Circuits, A Design Perspective, 2nd Prentice Hall, Englewood Cliffs, NJ, 2002

[2] Pren R. Zimmermann, W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid- State Circuits, vol. 32, pp. 1079–1090, July 1997.

[3] S.G.Narendra and A. Chandrakasan, Leakage in Nanometer CMOS Technologies. New York: Springer-verlag, 2006.

[4] K.Bernstein et al., “Design and CAD challenges in sub- 90nm CMOS technologies,” in Proc. int. conf. comput. Aided Des.,2003, pp.129-136. A. Karnik, “Performance of TCP congestion control with rate feedback: TCP/ABR and rate adaptive TCP/IP,” M. Eng. thesis, Indian Institute of Science, Bangalore, India, Jan. 1999.

[5] S.Mutoh et al., “1-v power supply high-speed digital circuit technology with multithreshold-voltage CMOS.”JSSC, vol.SC- 30, pp.847-854, Aug.1995.

[6] Abdullah A, Fallah F, and Pedram M, (Jan. 2007) "A robust power-gating structure and power mode transition strategy for MTCMOS design" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 15, No.1, pp. 80-89

[7] Chang H, Lee C, and Sapatnekar S.S, (2005) "Full chip analysis of leakage power under process variations, including spatial correlations" in Proc. es. Autom. Coni (DAC), pp. 523-528

[8] Chen Y.T, Juan L.C, Chang S.C, (2007) "An efficient wake-up schedule during power modetrans. ItI On considering spurious glitches phenomenon" in Proc. Int. Coni Comput.-Aided Des. (ICC AD), pp. 777-782.

[9] Designing Low-Power Circuits: Practical Recipes by Luca Benini Giovanni De Micheli Enrico Macii. and Howard D, Shi K (2006), "Sleep transistor design and implementation Simple concepts yet challenges to be optimum" in Proc. VLSI-DAT, pp. 1-4

[10] Pan Z.D, Ramalingam A, Devgan A, (Apr 2007) "Wake-up scheduling in MTCMOS circuits using successive relaxation to millimize ground bounce" ASP J. Low Power Electron. (JOLP), Vol. 3, No. 1.