International Journal of Scientific & Technology Research

Home About Us Scope Editorial Board Blog/Latest News Contact Us
10th percentile
Powered by  Scopus
Scopus coverage:
Nov 2018 to May 2020


IJSTR >> Volume 1 - Issue 5, June 2012 Edition

International Journal of Scientific & Technology Research  
International Journal of Scientific & Technology Research

Website: http://www.ijstr.org

ISSN 2277-8616

Performance Analysis of Dg Mosfets With High-K Stack On Top & Bottom Gate

[Full Text]



Md. Imtiaz Alamgir, Asad Ullah Hil Gulib, Kazi Main Uddin Ahmed, Esmat Farzana



Double Gate MOSFETs, Ballistic Drain Current, High-k Gate Stack, ITRS, Quantum Ballistic Transport Model, Subthreshold Slope, Threshold Voltage.



In this paper we analyze the performance and characteristics of DG MOSFET with high-k material on both top and bottom gate stack and compare those with conventional pure SiO2 DG MOSFETs. We investigate the performance of the device in terms of drain current, threshold voltage and subthreshold slope using 2D quantum simulator nanoMOS 4.0. The noticeable impact of temperature is also observed both on the threshold voltage and subthreshold characteristics. This structure shows improved performance, achieved by scaling the gate length and illustrates its superiority over conventional DG MOSFETs and DG MOSFETs with only top gate stack in achieving long term ITRS goals.



[1] M. K. Ashraf, A. I. Khan and A. Haque, “Wave function penetration effects on ballistic drain current in double gate MOSFETs fabricated on <100> and <110> silicon surfaces,” in Solid- State Electronics., vol. 53, no. 3, pp. 271–275, 2009.
[2] The International Technoloy Roadmap for semiconductors. Available: http://www.itrs.net/Links/2011ITRS/Home2011.htm
[3] G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-κ gate dielectrics: Current status and materials properties considerations” in Journal of Applied Physics., vol. 89, 2001.
[4] M. S. Lundstrom, K. D. Cantley, H. S. Pal, “Nanoscale transistors: Physics and materials,” in Materials Research Society Symposim Proc., vol. 958, 2007.
[5] S. Hasan, J. Wang and M. Lundstrom, “Device design and manufacturing issues for 10 nmscale MOSFETs: a computational study,” in Solid-State Electronics, vol. 48, pp. 867–875, 2004.
[6] J. R. Watling, A. R. Brown, G. Ferrari, J. R. Barker, G. Bersuker, P. Zeitzoff and A. Asenov,“Impact of High-κ Gate Stacks on Transport and Variability in Nano-CMOS Devices,” in J. Computational and Theoretical Nanoscience, vol. 5, pp. 1072– 1088, 2008.
[7] Schenk and M. M. Luisier, “2D Simulation of Gate Currents in MOSFETs:Comparison between S-Device and the Quantum Mechanical Simulator GreenSolver,” in Int.Conference on Simulation of Semiconductor Processes and Devices, pp. 301–304, Sept, 2008.
[8] K. Natori, “Prospective characteristics of nanoscale MOSFETs” in IEEE International Conference on Solid-State and Integrated Circuit Technology, pp. 47-50, 2006
[9] Schenk and M. M. Luisier, “2D Simulation of Gate Currents in MOSFETs:Comparison between S-Device and the Quantum Mechanical Simulator GreenSolver,” in Int.Conference on Simulation of Semiconductor Processes and Devices, pp. 301–304, Sept, 2008.
[10] K. Kakushima, K. Okamoto, K. Ttachi, P. Ahmet, K. Tsutsui, N. Sugii, T. hattori, H.Iwai,“Further EOT Scaling below 0.4 nm for High-k Gated MOSFET,” in Int. Workshop on Dielectric Thin Films for Future Electron Devices, pp. 9–10, 2008.
[11] J.S. Lyu, “A New Method for Extracting Interface Trap Density of Short Channel MOSFETS from Substrate Bias Dependent Subthreshold Slopes,” in ETRI Journal, vol. 15, no. 2, pp. 11–25, Nov,1993.
[12] Ernst, T. and Cristoloveanu, S. and Ghibaudo, G. and Ouisse, T. and Horiguchi, S. and Ono, Y. and Takahashi, Y. and Murase, K., “Ultimately thin double-gate SOI MOSFETs,” in IEEE Trans.on Electron Devices, vol. 50, no. 3, pp. 830–838, March, 2003.
[13] D. Rechem, S. Latreche and C. Gontrand, “Channel length scaling and the impact of metal gate work function on the performance of double gate-metal oxide semiconductor field-effect transistors” in Pramana - Journal of Physics Vol. 72, No. 3 pp. 587-599, March, 2009.
[14] Simon Deleonibus, Electronic Device Architectures for the Nano-CMOS Era: From Ultimate CMOS Scaling To Beyond CMOS Devices, Pan Stanford Publishing, 2008.

[15] Z. Ren, R. Venugopal, S. Goasguen, S. Datta, and M. S. Lundstrom, “nanoMOS 2.5: A twodimensional simulator for quantum transport in double-gate MOSFETs,” in IEEE Trans. On Electron Devices, vol. 50, no. 9, pp. 1914–1925, Sept, 2003.
[16] R. Venugopal, Z. Ren, S. Datta, M. S. Lundstrom and D. Jovanovic, “Simulating quantum transport in nanoscale MOSFETs: real versus mode space approaches,” in J ApplPhys, vol. 92,no. 7, pp. 3730–3739, 2002.
[17] GhaderDarbandy, RomainRitzenthaler, Fran¸cois Lime, Ivan Gardu˜no, Magali Estrada, Antonio Cerdeira and Benjamin I ˜niguez “Analytical modeling of direct tunneling current through gate stacks for the determination of suitable high-k dielectrics for nanoscale double-gate MOSFETs” in Semiconductor Science and Technology, vol. 26, 2011.
[18] F.Djeffal, M.Meguellati, A.Benhaya “A two-dimensional analytical analysis of subthreshold behavior to study the scaling capability of nanoscale graded channel gate stack DG MOSFETs” in Physica E, vol. 41, pp. 1872-1877, 2009