|
Investigationon Analysis Of Power Efficent 15/16 Prescaler
[Full Text]
AUTHOR(S)
Mr.Sakthimani S, Dr.Kalaiarasan R
KEYWORDS
Dflip-flops, True Single Phase Clock Prescalers, Low Power 3/4 Dual Modulus prescalers,15/16 Dual Modulus prescaler & Twin prescaler.
ABSTRACT
Prescaler could classified to a hard and fast quantitative relation or lot of flexibility, could afford classified to one among 2 offered classified ratio. Twin prescaler of a modulus may be a classifier whose division quantitative relation OR modulus may be switched from 1 worth to a different through a bearing available signal. The twin prescaler of a modulus includes a mode management that permits a bearing circuit to line a primary mode wherever divides the prescaler through a primary classified quantitative relation or fix the 2nd mode wherever the prescaler classified through the 2nd classified quantitative relation. Many/more prescaler modulus are 1 within which classification quantitative relation may be switched in the middle of a many division ratios through Associate in Nursing outside management signal to increase a higher frequency synthesizer of the range however till enable lower frequencies of the synthesis Prescaler could be a parallel circuit that is created by using D flip-flops and extra basic logic gates. For that reason, incorporation of the further logic gates b/w the FF's to realize the 2 completely different classified ratios the prescaler speed is damaged and also the switch energy will increase. Numerous FF's are planned to boost the operational of the dual modulus prescaler speed. Optimisation of the D FF within the parallel position is important to extend the operational frequency & power consumption is reduced
REFERENCES
[1] Alioto M and Palumbo G (2006): ‘Design of high-speed power efficient MOS current-mode logic frequency dividers’, IEEE Trans. Circuits Syst. II, Exp. Briefs, Vol. 53, No.11, pp. 1165–1169.
[2] Cao C (2005): ‘A power efficient 26-GHz 32:1 static frequency divider in 130-nm bulk cmos’, IEEE Microw. Wireless Compon. Lett., Vol. 15, No.11, pp. 721–723.
[3] De Miranda H and Van Noije W (2004): ‘A 4 GHz dual modulus divider-by 32/33 prescaler in 0.35 um CMOS technology’, in Proc. IEEE 17th Symp. on Circuits and Syst. Design, Vol. 17, pp. 94–99..
[4] Huang Q and Rogenmoser R (1996): ‘Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks’, IEEE J. Solid-State Circuits, Vol. 31, No.3, pp. 456–465.
[5] Ji-ren J and Svensson C (1989): ‘A true single-phase-clock dynamic CMOS circuit technique’, IEEE J. Solid-State Circuits, Vol. 24, pp. 62–70.
[6] Krishna M and W M Lim (2010): ‘Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler’, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 57, No.1, pp. 72–82.
[7] Krishna M and W M Lim (2010): ‘Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler’, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 57, No.1, pp. 72–82.
[8] Razavi B and Yan R (1994): ‘A 13.4-GHz CMOS frequency divider’, in Proc. 41st IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers., pp. 176–177.
[9] Vaucher C and Wang Z (1994): ‘A family of low-power truly programmable dividers in standard 0.35 um CMOS technology’, IEEE J. Solid-state Circuits, Vol. 35, No.7, pp. 1039–1045.
[10] Wohlmuth H and Kehrer D (2005): ‘A 24 GHz dual-modulus prescaler in 90 nm CMOS’, in IEEE Int. Symp. On Circuits and Syst., Vol. 4, pp. 3227–3230.
[11] Yu and Ma J (2006): ‘Design and optimization of the extended true single-phase clock-based prescaler’, IEEE Trans. Microw. Theory Tech., Vol. 54, No.11, pp. 3828–3835.
[12] K. Kaarthik and C. Vivek, “Variable Latency Approach in VLSI Adder Implemented to Reduce Area and Power,†Indian Journal of Science and Technology, DOI: 10.17485/ijst/2018/v11i18/123041.
[13] K. Sudhakar, “A Low power and high reliability magnetic full adder circuit design based on separated precharge sensing amplifier,†International journal of Innovative Technology and Exploring Engineering, vol. 8, April-2019.
|
